

Notice of References Cited	Application/Control No. 10/500,197		Applicant(s)/Patent Under Reexamination MITA ET AL.	
	Examiner Robert E. Fennema		Art Unit 2183	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,942,319	07-1990	Pickett et al.	326/38
*	B	US-5,036,473	07-1991	Butts et al.	703/23
*	C	US-5,646,545	07-1997	Trimberger et al.	326/38
*	D	US-6,046,603	04-2000	New, Bernard J.	326/38
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Foldoc: articles "page fault" and "paging". Dated 11-11-95 and 11-22-96 respectively. Obtained from foldoc.org.
	V	Liu, Huiqun. Wong, D.F. "Circuit Partitioning for Dynamically Reconfigurable FPGA's". Page 1, 1999.
	W	Patterson, David. Hennessy, John. "Computer Architecture: A Quantitative Approach". Morgan-Kaufmann Publishers, 2nd Edition, 1996. Pages 439-441.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.